

# M54HCT10 M74HCT10

# **TRIPLE 3-INPUT NAND GATE**


- HIGH SPEED tPD = 11 ns (TYP.) AT Vcc = 5 V
- LOW POWER DISSIPATION  $I_{CC} = 1 \mu A (MAX.) AT T_A = 25 ^{\circ}C$
- COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX)
- OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE  $|IOH| = I_{OL} = 4 \text{ mA} (MIN.)$
- BALANCED PROPAGATION DELAYS
  tPLH = tPHL
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS10


# DESCRIPTION


The M54/74HCT10 is a high speed CMOS TRIPLE 3-INPUT NAND GATE fabricated with silicon gate  $C^2$ MOS technology. It has the same high speed performance of LSTTL combined with true CMOS low power consumption. The internal circuit is composed of 3 stages including buffer output, which enables high noise immunity and stable output. All inputs are equipped with protection circuits against static discharge and transient excess voltage.

This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC<sup>2</sup>MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption.

# INPUT AND OUTPUT EQUIVALENT CIRCUIT







# M54/M74HCT10

#### **TRUTH TABLE**


Α	В	С	Y		
L	Х	Х	Н		
Х	L	Х	Н		
Х	Х	L	Н		
Н	Н	Н	L		


#### **PIN DESCRIPTION**

PIN No	SYMBOL	NAME AND FUNCTION
1, 3, 9	1A to 3A	Data Inputs
2, 4, 10	1B to 3B	Data Inputs
13, 5, 11	1C to 3C	Data Inputs
12, 6, 8	1Y to 3Y	Data Outputs
7	GND	Ground (0V)
14	Vcc	Positive Supply Voltage

#### SCHEMATIC CIRCUIT (Per Gate)







#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	-0.5 to +7	V
VI	DC Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
Vo	DC Output Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	DC Input Diode Current	± 20	mA
I <sub>ОК</sub>	DC Output Diode Current	± 20	mA
lo	DC Output Source Sink Current Per Output Pin	± 25	mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current	± 50	mA
PD	Power Dissipation	500 (*)	mW
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. (\*) 500 mW:  $\cong$  65 °C derate to 300 mW by 10mW/°C: 65 °C to 85 °C



# **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	4.5 to 5.5	V
VI	Input Voltage	0 to V <sub>CC</sub>	V
Vo	Output Voltage	0 to V <sub>CC</sub>	V
T <sub>op</sub>	Operating Temperature: M54HC Series M74HC Series	-55 to +125 -40 to +85	°C ℃
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time ( $V_{CC} = 4.5$ to 5.5V)	0 to 500	ns

# DC SPECIFICATIONS

	Parameter	Test Conditions			Value							
Symbol		V <sub>cc</sub> (V)			$T_A = 25 \ ^{\circ}C$ 54HC and 74HC		-40 to 85 °C 74HC		-55 to 125 °C 54HC		Unit	
		(v)			Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V <sub>IH</sub>	High Level Input Voltage	4.5 to 5.5			2.0			2.0		2.0		V
V <sub>IL</sub>	Low Level Input Voltage	4.5 to 5.5					0.8		0.8		0.8	<
V <sub>OH</sub>	V <sub>OH</sub> High Level Output Voltage	4.5	VI = VIH	I <sub>O</sub> =-20 μA	4.4	4.5		4.4		4.4		V
		4.5	or Vı∟	I <sub>O</sub> =-4.0 mA	4.18	4.31		4.13		4.10		v
V <sub>OL</sub>	Low Level Output Voltage	4.5	VI = VIH	I <sub>O</sub> = 20 μA		0.0	0.1		0.1		0.1	V
		1.0	or Vı∟	I <sub>O</sub> = 4.0 mA		0.17	0.26		0.33		0.4	v
lı	Input Leakage Current	5.5	Vı = '	V <sub>CC</sub> or GND			±0.1		±1		±1	μΑ
Icc	Quiescent Supply Current	5.5	$V_I = V_{CC}$ or GND				1		10		20	μΑ
Δlcc	Additional worst case supply current	5.5	Per Input pin $V_I = 0.5V$ or $V_I = 2.4V$ Other Inputs at $V_{CC}$ or GND $I_{O}= 0$				2.0		2.9		3.0	mA




## **AC ELECTRICAL CHARACTERISTICS** ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

Symbol	Parameter	Test Cond	ditions	Value						
		Vcc (V)	54	$T_A = 25 ^{\circ}C$ -4 54HC and 74HC				-55 to 125 °C 54HC		Unit
			Min	. Тур.	Max.	Min.	Max.	Min.	Max.	
t <sub>TLH</sub> t <sub>THL</sub>	Output Transition Time	4.5		8	15		19		22	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Time	4.5		14	22		28		33	
CIN	Input Capacitance			5	10		10		10	pF
C <sub>PD</sub> (*)	Power Dissipation Capacitance			46						pF

(\*)  $C_{PD}$  is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operting current can be obtained by the following equation.  $I_{CC}(opr) = C_{PD} \bullet V_{CC} \bullet f_{IN} + I_{CC}/3$  (per Gate)

## SWITCHING CHARACTERISTICS TEST CIRCUIT



TEST CIRCUIT Icc (Opr.)

