

CMOS **Quad Clocked "D" Latch**

High-Voltage Types (20-Volt Rating)

CD4042B types contain four latch circuits, each strobed by a common clock. Complementary buffered outputs are available from each circuit. The impedance of the n- and p-channel output devices is balanced and all outputs are electrically identical. Information present at the data input is transferred to outputs Q and \overline{Q} during the CLOCK level which is programmed by the POLARITY input. For POLARITY = 0 the transfer occurs during the 0 CLOCK level and for POLARITY = 1 the transfer occurs during the 1 CLOCK level. The outputs follow the data input providing the CLOCK and POLARITY levels defined above are present. When a CLOCK transition occurs (positive for POLARITY = 0 and negative for POLARITY = 1) the information present at the input during the CLOCK transition is retained at the outputs until an opposite **CLOCK** transition occurs.

The CD4042B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (D, DR, DT, DW, DWR, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).




Fig. 1 - Logic block diagram and truth table.

Features:


- Clock polarity control Q and Q outputs
- **Common clock**
- Low power TTL compatible
- Standardized symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings Noise margin (over full package temperature range):

 - 1 V at VDD = 5 V
 - 2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices'

Applications:

- Buffer storage
- Holding register
- General digital logic

STATIC ELECTRICAL CHARACTERISTICS



VIEW 92CS-20756R

TERMINAL ASSIGNMENT

TOP

	CONE	NS	LIMITS AT INDICATED TEMPERATURE					TURES (°C)	UNITS	
TERISTIC	V _O	VIN	V _{DD}				+25				
	(V)	(V)	(V)	-55	40	+85	+125	Min.	Түр.	Max.	
Quiescent	_	0,5	5	1	1	30	30		0.02	1	
Device	-	0,10	10	2	2	60	60	_	0.02	2	μΑ
Current		0,15	15	4	4	120	120	_	0.02	4	M-0
I _{DD} Max.	-	0,20	20	20	20	600	600	-	0.04	20	
Output Low											
(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1		
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	·	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	mA
Output High	4.6	0,5	5	-0.64		-0.42		-0.51	-1		
(Source)	2.5	0,5	5	_2	-1.8	-1.3	-1.15	-1.6	-3.2		
Current,	9.5	0,10	10	-1.6	-1.5	1.1	0.9	-1.3	-2.6	. —	
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	6.8	<u> </u>	
Output Volt-							•				
age:	_	0,5	5		0.0				0	0.05	
Low-Level,		0,10	10		0.0			-	0	0.05	
VOL Max.	-	0,15	15		0.0)5		-	0	0.05	v
Output Volt-											, i
age:	_	0,5	5	<u>an</u>	4.9	95		4.95	5	_	
High-Level,	—	0,10	10		9.9	95		9.95	10		
V _{OH} Min.	-	0,15	15		14.	95		14.95	15	, 1 — 1 − 1. N	
Input Low	0.5,4.5	-	5		1.5			· _	_	1.5	
Voltage,	1,9	_	10		3			· _	—	3	
V _{IL} Max.	1.5,13.5	-	15		4				-	4	v
Input High	0.5,4.5	_	5		3.5			3.5	_	-	
Voltage,	1,9	_	10	7			7	-			
V _{IH} Min.	1.5,13.5	-	15	11			11	-	-		
Input Current, I _{IN} Max.	_	0,18	18	±0.1	±0.1	±1	±1	-	±10-5	±0.1	μА

Copyright © 2003, Texas Instruments Incorporated

CD4042B Types

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to V _{SS} Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T _A = +100°C to +125°C	Derate Linearity at 12mW/ ^o C to 200mW
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package 1	(vpes)
OPERATING-TEMPERATURE RANGE (TA)	
STORAGE TEMPERATURE RANGE (Tstg)	-65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s ma	x +265°C







Fig. 2 – Typical output low (sink) current characteristics.

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


CHARACTERISTIC	VDD	LIN	UNITS		
	(V)	Min.	Max.	1	
Supply-Voltage Range (For TA=Full Package Temperature Range)	-	3	18	v	
Clock Pulse Width, tw	5 10 15	200 100 60	- - -	ns	
Setup Time, t _S	5 10 15	50 30 25		ns	
Hold Time, t _H	5 10 15	120 60 50	- -	ns	
Clock Rise or Fall Time: t _r , t _f	5,10 15	Not rise or fall time sensitive.		μS	








rig. 3 — Minimum output low (sink) current characteristics.






3


CD4042B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^{\circ}C$; input t_r , $t_f = 20$ ns, $C_L = 50$ pF,

R_L = 200 KΩ

CHARACTERISTIC	VDD	LIM	UNITS		
	(V)	Тур.	Max.	1	
Propagation Delay	5	110	220	1	
Time: tpHL , tpLH	10	55	110	ns	
Data In to Q	15	40	80		
	5	150	300		
Data In to Q	10	75	150	ns	
	15	50	100		
	5	225	450	_	
Clock to Q	10	100	200	ns	
	15	80	160		
	5	250	500		
Clock to Q	10	115	230	ns	
	15	90	180		
Transition	5	100	200		
Time : tTHL, tTLH	10	50	100	ns	
	15	40	80		
Minimum Clock	5	100	200		
Pulse Width, tw	10	50	100	ns	
	15	30	60		
	5	60	120		
Minimum Hold Time, tH	10	30	60	ns	
	15	25	50		
Minimum Setup	5	0	50		
Time, t _S	10	0	30	ns	
rine, iS	15	0	25		
Clock Input Rise or Fall	5,10	Not rise or fall		μS	
Time: t _r , t _f	15	time se			
Input Capacitance, C _{IN}		_			
Polarity Input	-	5	7.5	pF	
All Other Inputs		7.5	15	pF	





load capacitance—clock to \overline{Q} .




Fig. 11 - Typical transition time vs. load capacitance.







Fig. 14 - Input voltage test circuit.




NOTES: 1. FOR POSITIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS LOW. 2. FOR NEGATIVE CLOCK EDGE, INPUT DATA IS LATCHED WHEN POLARITY IS NIGH.

92cs-27630 Fig. 12 - Dynamic test parameters.











Fig. 15 – Input current test circuit.

Chip Dimensions and Pad Layout



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch) .

.

are The second se References

1. S. 1. S.

North States (States)

e etc.,

NSTRUMENT www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD4042BD	ACTIVE	SOIC	D	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR Level-1-235C-UNLIM
CD4042BDR	ACTIVE	SOIC	D	16	2500	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4042BDT	ACTIVE	SOIC	D	16	250	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4042BDW	ACTIVE	SOIC	DW	16	40	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
CD4042BDWR	ACTIVE	SOIC	DW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
CD4042BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
CD4042BF	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4042BF3A	ACTIVE	CDIP	J	16	1	None	Call TI	Level-NC-NC-NC
CD4042BM	OBSOLETE	SOIC	D	16		None	Call TI	Call TI
CD4042BNSR	ACTIVE	SO	NS	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
CD4042BPW	ACTIVE	TSSOP	PW	16	90	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM
CD4042BPWR	ACTIVE	TSSOP	PW	16	2000	Pb-Free (RoHS)	CU NIPDAU	Level-1-250C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.

