

CMOS 4-Bit Magnitude Comparator

High Voltage Types (20-Volt Rating)

CD4063B is a 4-bit magnitude comparator designed for use in computer and logic applications that require the comparison of two 4-bit words. This logic circuit determines whether one 4-bit word (Binary or BCD) is "less than", "equal to", or "greater than" a second 4-bit word.

The CD4063B has eight comparing inputs (A3, B3, through A0, B0), three outputs (A $\langle B, A = B, A \rangle B$ and three cascading inputs (A < B, A = B, A > B) that permit systems designers to expand the comparator function to 8, 12, 16 . . . 4N bits. When a single CD4063B is used, the cascading inputs are connected as follows: (A < B) = Iow, (A = B)= high, (A > B) = low.

For words longer than 4 bits, CD4063B devices may be cascaded by connecting the outputs of the less-significant comparator to the corresponding cascading inputs of the more-significant comparator. Cascading inputs (A < B, A = B, and A > B) on the least significant comparator are connected to a low, a high, and a low level, respectively.

The CD4063B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), and in chip form (H suffix). This device is pin-compatible with the standard 7485 TTL type.

Features:


Expansion to 8, 12, 16....4N bits by cascading units

Medium-speed operation:

compares two 4-bit words in 250 ns (typ.) at 10 V

= 100% tested for quiescent current at 20 V

- Standardized symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1 µA at 18 V over full package temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package temperature range)




Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

Servo motor controls
Process controllers

MAXIMUM RATINGS, Absolute-Maximum Values:

	DC SUPPLY-VOLTAGE RANGE, (VDD)
)0.5V to +20V	Voltages referenced to VSS Terminal)
S0.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS
T±10mA	DC INPUT CURRENT, ANY ONE INPUT
E (P _D):	POWER DISSIPATION PER PACKAGE
500mW	For $T_A = -55^{\circ}C$ to $+100^{\circ}C$
Derate Linearity at 12mW/ ^o C to 200mW	For $T_A = +100^{\circ}C$ to $+125^{\circ}C$
	DEVICE DISSIPATION PER OUTPUT TH
RATURE RANGE (All Package Types)	
= (T _A)55°C to +125°C	OPERATING-TEMPERATURE RANGE (
) -65°C to +150°C	STORAGE TEMPERATURE BANGE (Tax
DERING)	LEAD TEMPERATURE (DURING SOLD
: 0.79mm) from case for 10s max+265°C	At distance $1/16 \pm 1/32$ inch (1.59 ± C





RECOMMENDED OPERATING CONDITIONS For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIMITS		
CHARACTERISTIC	Min.	Max.	UNITS
Supply-Voltage Range (For T _A =Full Package- Temperature Range)	3	18	v

- (A<B)IN - A3 (A=B)IN - B2 (A>B) - 42 AI (A>B)OUT (A+B)OUT 81 (A<8)OUT AO Vee (TOP VIEW) 92CS-24523
 - TERMINAL ASSIGNMENT

A>8

A+B

A<B

WORD BE

FUNCTIONAL DIAGRAM

CASCADING

- A+B

A<8

9205-24516

CD4063B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONE							APERA	UNITS		
ISTIC	Vo	VIN	VDD					+25			UNITS
	(V)	(V)	(V)	55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device Current, IDD Max.	<u> </u>	0,5	5	5	5	150	150	-	0.04	5	
	_	0,10	10	10	10	300	300		0.04	10	1
	-	0,15	15	20	20	600	600	-	0.04	20	
	. —	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	mA
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1,15	-1.6	-3.2	-	
Current, IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
Output Voltage: Low-Level;	[_	0,5	5	0.05 - 0						0.05	
	-	0,10	10		0	.05			0	0.05	
VOL Max.	_	0,15	15	0.05				0	0.05		
Output Voltage:	-	0,5	5		4.95			4.95	5	-	V
High-Level,	_	0,10	10		9	.95		9.95	10		
VOH Min.	-	0,15	15		14.95				15	- 1	
Input Low	0.5, 4.5	_	5	1.5						1.5	
Voltage,	1,9	-	10		3 4 3.5 7				_	3	1
VIL Max.	1.5,13.5	_	15						_	4	
Input High	0.5, 4.5	-	5						—	_	v
Voltage,	1, 9	-	10						_	_	
VIH Min.	1.5,13.5	-	15		11				_	_	
Input Current		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μA

TRUTH TABLE

MPARING B2 A1, B1 X X B2 X B2 A1 > B1 B2 A1 = B1	A0, B0 X X X A0 > B0 A0 = B0	A < B X X X X X	A = B X X X X X	A>B X X X X X	A < B 0 0 0	OUTPUT: A = B 0 0 0 0	A > B 1 1 1
X B2 X B2 A1 > B1 B2 A1 = B1 B2 A1 = B1	Х Х Х А0 > В0	X X X X	x x x x	X X X	0 0 0	0 0 0	A > B 1 1 1
B2 X B2 A1 > B1 B2 A1 = B1 B2 A1 = B1	X X A0 > B0	X X X	X X X	x x	0	0	1 1 1
B2 A1 > B1 B2 A1 = B1 B2 A1 = B1	Х А0 > В0	×	x x	x	0	0	1
B2 A1 = B1 B2 A1 = B1	A0 > B0	: X	x	1	-	, s	1
B2 A1 = B1		: X		X	0	0	1
	A0 = B0	- 0					
			0	1	0	0	1
82 A1 = B1	A0 = B0	0	1	0	0	1	0
B2 A1 = B1	A0 = 80	1 1	0	0	1	0	0
B2 A1 = B1	A0 < B0	X	X	x	1	0	0
B2 A1 < B1	X	x	X	X	1	0	0
B2 X	X	X	5 X 5 6	x	1	0	0
X	×	x	* x	x ·	- 1	0	b o
1	B2 A1 = B1 B2 A1 < B1 B2 X	B2 A1 = B1 A0 < B0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	B2 A1 = B1 A0 < B0	B2 A1 = B1 A0 < B0 X X X B2 A1 < B1	B2 A1 = B1 A0 < B0 X X X 1 B2 A1 < B1 X X X 1 B2 A1 < B1 X X X 1 B2 X X X X 1	B2 A1 = B1 A0 < B0 X X X 1 0 B2 A1 < B1 X X X X 1 0 B2 A1 < B1 X X X X 1 0 B2 A1 < B1 X X X X 1 0 B2 X X X X X 1 0

÷Q.,





Fig. 2 – Logic diagram for CD4063B.

DYNAMIC ELECTRICAL CHARACTERISTICS

DYNAMIC ELECTRICAL CHARACTERISTICS	1.31.7.1	13,773
At $T_A = 25^{\circ}C$; Input t_r , $t_f = 20 \text{ ns}$, $C_L = 50 \text{ pF}$, $R_I = 200 \text{k}\Omega$		e. west s

CHARACTERISTIC	TEST CONDI	TIONS	LI		
	на на селото на селот Селото на селото на с Селото на селото на с	V _{DD} Volts	Тур.	Max.	UNITS
Propagation Delay Time:		5	625	1250	
Comparing Inputs to Outputs, tpHL, tpLH		10	250	500	
		15	175	350	ns
		5	500	1000	113
Cascading Inputs to		10	200	400	
Outputs, tpHL, tpLH		15	140	280	н Н
		5	100	200	
Transition Time,		10	50	100	ns
^t THL ^t TLH		. 15	40	80	
Input Capacitance, C _{IN}	Any Input		5	7.5	рF



CD4063B Types




Fig. 7 – Typical propagation delay time vs. load capacitance ("comparing inputs" to outputs).




Fig. 10 – Typical power dissipation vs. frequency (see Fig. 12 – dynamic power dissipation test circuit).








Fig. 8 — Typical propagation delay time vs. supply voltage ("comparing inputs" to outputs).












Fig. 12 - Dynamic power dissipation test circuit.




Fig. 13 - Input-voltage test circuit.





Fig. 14 - Quiescent-device-current test circuit.



Dimensions and pad layout for CD4063BH.

Dimensions in parantheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $(10^{-3}$ inch).

3