



SBOS141A - JANUARY 1984 - REVISED AUGUST 2003

PRECISION VOLTAGE-TO-CURRENT CONVERTER/TRANSMITTER

FEATURES

- 4mA TO 20mA TRANSMITTER
- SELECTABLE INPUT/OUTPUT RANGES: 0V to +5V, 0V to +10V Inputs 0mA to 20mA, 5mA to 25mA Outputs Other Ranges
- 0.005% MAX NONLINEARITY, 14 BIT
- PRECISION +10V REFERENCE OUTPUT
- SINGLE SUPPLY OPERATION
- WIDE SUPPLY RANGE: 13.5V to 40V

DESCRIPTION


The XTR110 is a precision voltage-to-current converter designed for analog signal transmission. It accepts inputs of 0 to 5V or 0 to 10V and can be connected for outputs of 4 to 20mA, 0 to 20mA, 5 to 25mA and many other commonly used ranges.

A precision on-chip metal film resistor network provides input scaling and current offsetting. An internal 10V voltage reference can be used to drive external circuitry.

The XTR110 is available in 16-pin plastic DIP, ceramic DIP and SOL-16 surface-mount packages. Commercial and industrial temperature range models are available.

APPLICATIONS

- INDUSTRIAL PROCESS CONTROL
- PRESSURE/TEMPERATURE TRANSMITTERS
- CURRENT-MODE BRIDGE EXCITATION
- GROUNDED TRANSDUCER CIRCUITS
- CURRENT SOURCE REFERENCE FOR DATA ACQUISITION
- PROGRAMMABLE CURRENT SOURCE FOR TEST EQUIPMENT
- POWER PLANT/ENERGY SYSTEM MONITORING





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



SPECIFICATIONS

ELECTRICAL

At T_A = +25°C and V_CC = +24V and R_L = 250 $\Omega^{\star\star}$, unless otherwise specified.

PARAMETER CONDITIONS MiN TYP MAX TYP TYP MAX TYP TY			XTR110AG, KP, KU		XTR110BG				
Transfer Function Input Range: V _{IN1} (5) Specified Performance Specified Specification AG, BG KP, KU Specified Performance Specified Performance Specification AG, BG KP, KU Specified Performance Specified Performance Specified Performance Specified Performance Specified Performa	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Input Range: V _{Nr1} S Specified Performance 0	TRANSMITTER								
Input Range: V _{Nr1} S Specified Performance 0	Transfer Function			I _o = 10 [(V _{REF} In/16) + (\	$V_{IN1}/4) + (V_{IN2}/2)$)]/R _{SPAN}		
Current, I ₀	Input Range: V _{IN1} (5)	Specified Performance	0			*		*	V
Derated Performance(1) 10	V_{IN2}	Specified Performance	0		+5	*		*	V
Nonlinearity Offset Current, I _{0S} I ₀ = 4mA ⁽¹⁾ I ₀ = 4mA ⁽¹⁾ I ₀ 0.02 0.005 0.00	Current, I _O	Specified Performance ⁽¹⁾	4		20	*		*	mA
Offset Current, I _{OS} Initial		Derated Performance ⁽¹⁾	0		40	*		*	mA
Initial vs Temperature vs Supply, V _{CC} Span Error Initial vs Temperature vs Supply, V _{CC} Span Error Initial vs Temperature vs Supply, V _{CC} Span Error Initial (1)	Nonlinearity	16mA/20mA Span ⁽²⁾		0.01	0.025		0.002	0.005	% of Span
vs Temperature vs Supply, Voc Span Error Initial (1) (1) (2) (2) (3) (4) (2) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4	Offset Current, I _{OS}	$I_{O} = 4mA^{(1)}$							
vs Supply, V _{CC} Span Error Initial I ₀ = 20mA (1) 0.0005 0.005 0.005 0.05 0.2 % of Span/V of Span/V 0.0009 % of Span/V 0.0009 0.003 % of Span/V 0.0009 0.003 % of Span/V 0.0009 0.0003 % of Span/V 0.0009	Initial	(1)		0.2	0.4		0.02	0.1	% of Span
Span Error Io = 20mA (1) 0.3 0.6 0.05 0.2 % of Span / °C vs Supply, V _{CC} (1) 0.0025 0.005 0.005 0.0009 0.003 % of Span / °C °C % of Span / °C °C % of Span / °C % of S	vs Temperature	(1)		0.0003	0.005		*	0.003	% of Span/°C
Span Error Initial vs Temperature vs Supply, V _{CC} Output Resistance From Drain of FET (Q _{EXT})(3) V _{IN1}	vs Supply, V _{CC}	(1)		0.0005	0.005		*	*	% of Span/V
vs Temperature vs Supply, V _{CC} vs Supply, V _{CC} liput Resistance Input Resistance (i) (i) (ii) (iii) ($I_O = 20mA$							
vs Supply, V _{CC} Output Resistance Input Resistance Input Resistance Input Resistance (1) 0.003 0.005 * * * % of Span/V Ω Ω Usual Dynamic Response Settling Time From Drain of FET (Q _{EXT})(3) V _{IN1} 227	Initial	(1)		0.3	0.6		0.05	0.2	% of Span
VS Supply, V _{CC}	vs Temperature	(1)		0.0025	0.005		0.0009	0.003	% of Span/°C
Output Resistance From Drain of FET (Q _{EXT})(3) V _{N11} V _{N2} V _{N3} V _{N4} V _{N5} V _{N4} V _{N5} V _{N5}		(1)		0.003	0.005		*	*	
Input Resistance		From Drain of FET (Q _{EXT})(3)		10 x 10 ⁹			*		
Dynamic Response Settling Time To 0.1% of Span To 0.00% of Sp	Input Resistance			27			*		kΩ
Dynamic Response Settling Time To 0.1% of Span To 0.01% of Span To 0.001% o	•			22			*		kΩ
Dynamic Response Settling Time				19			*		kΩ
Settling Time	Dynamic Response	KEI							
Slew Rate To 0.01% of Span 20	Settling Time	To 0.1% of Span		15			*		us
Slew Rate	3						*		
Output Voltage +9.95 +10 +10.05 +9.98 * +10.02 V vs Temperature vs Supply, V _{CC} Line Regulation 0.0002 0.0005 0.005 * * * %/V vs Output Current Load Regulation 0.0005 0.001 * * * * %/W vs Time Trim Range -0.100 +0.25 * * * V Output Current Specified Performance 10 +0.25 * * * V POWER SUPPLY Input Voltage, V _{CC} 4.13.5 +40 * * * V Quiescent Current Excluding I _O 3 4.5 * * * MA TEMPERATURE RANGE KP, KU -40 +85 * * * * °C KP, KU 0 0 +70 * * * * * °C	Slew Rate			1.3			*		
vs Temperature Line Regulation 35 50 15 30 ppm/°C vs Supply, V _{CC} Line Regulation 0.0002 0.0005 0.001 * * * %/V vs Output Current Load Regulation 100 +0.25 * * * * /%/MA ppm/¹k hrs V Trim Range Output Current Specified Performance 10 +0.25 * * * V mA POWER SUPPLY Input Voltage, V _{CC} Quiescent Current Excluding I ₀ +13.5 +40 * * * V Quiescent Current Excluding I ₀ 3 4.5 * * * mA TEMPERATURE RANGE Specification: AG, BG -40 +85 * * * °C KP, KU 0 0 +70 * * * * °C	VOLTAGE REFERENCE								
vs Supply, V _{CC} vs Output Current vs Time Line Regulation Load Regulation 0.0002 0.0005 0.01 * * * * * * * * * * * * * * * * * * *	Output Voltage		+9.95	+10	+10.05	+9.98	*	+10.02	V
vs Output Current vs Time Load Regulation 0.0005 100 0.01 * * * * * * * * * * * * * * * * * * *	vs Temperature			35	50		15	30	ppm/°C
vs Output Current vs Time Load Regulation 0.0005 100 0.01 * * * * * * * * * * * * * * * * * * *	vs Supply, V _{CC}	Line Regulation		0.0002	0.005		*	*	%/V
Trim Range Output Current Specified Performance -0.100 10 +0.25 * * V mA POWER SUPPLY Input Voltage, V _{CC} Quiescent Current +13.5 +40 * * V W Quiescent Current Excluding I _O 3 4.5 * * * mA TEMPERATURE RANGE Specification: AG, BG KP, KU -40 0 +85 +70 * * * °C °C		Load Regulation		0.0005	0.01		*	*	%/mA
Output Current Specified Performance 10	vs Time	_		100			*		ppm/1k hrs
POWER SUPPLY Input Voltage, V _{CC} +13.5 +40 * * * V Quiescent Current Excluding I _O 3 4.5 * * * mA TEMPERATURE RANGE Specification: AG, BG KP, KU -40 +85 * * * °C KP, KU 0 +70 * °C °C	Trim Range		-0.100		+0.25	*		*	V
Input Voltage, V _{CC} Quiescent Current Excluding I _O +13.5 3 4.5 * * * * * MA	Output Current	Specified Performance	10			*			mA
TEMPERATURE RANGE Specification: AG, BG KP, KU Specification: AG, BG KP, KU Specification: AG, BG KP, KU Specification: AG, BG C C C C C C C C C	POWER SUPPLY								
Quiescent Current Excluding I _O 3 4.5 * * mA TEMPERATURE RANGE Specification: AG, BG KP, KU -40 +85 * * °C KP, KU 0 +70 * °C °C	Input Voltage, V _{CC}		+13.5		+40	*		*	V
Specification: AG, BG -40 +85 * * °C KP, KU 0 +70 * °C	Quiescent Current	Excluding I _O		3	4.5		*	*	mA
KP, KU 0 +70 °C									
			-40		+85	*		*	
Operating: AG, BG	KP, KU		0		+70				
	Operating: AG, BG		- 55		+125	*		*	°C
KP, KU -25 +85 - °C	KP, KU		-25		+85				°C

 $^{^{\}star}$ Specifications same as AG/KP grades. ** Specifications apply to the range of R_L shown in Typical Performance Curves.

NOTES: (1) Including internal reference. (2) Span is the change in output current resulting from a full-scale change in input voltage. (3) Within compliance range limited by $(+V_{CC}-2V)+V_{DS}$ required for linear operation of the FET. (4) For V_{REF} adjustment circuit see Figure 3. (5) For extended I_{REF} drive circuit see Figure 4. (5) Unit may be damaged. See section, "Input Voltage Range".

ABSOLUTE MAXIMUM RATINGS

Power Supply, +V _{CC} 40V
Input Voltage, V _{IN1} , V _{IN2} , V _{REF IN} +V _{CC}
See text regarding safe negative input voltage range.
Storage Temperature Range: A, B55°C to +125°C
K, U40°C to +85°C
Lead Temperature
(soldering, 10s) G, P 300°C
(wave soldering, 3s) U260°C
Output Short-Circuit Duration, Gate Drive
and V _{REF} Force Continuous to common and +V _{CC}
Output Current Using Internal 50Ω Resistor40mA



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



PIN CONFIGURATION

Top View		
Source Resistor	1	16 +V _{CC}
Common	2	15 V _{REF} Force
V _{REF} In	3	14 Gate Drive
V _{IN1} (10V)	4	13 Source Sense
V _{IN2} (5V)	5	12 V _{REF} Sense
Zero Adjust	6	11 V _{REF} Adjust
Zero Adjust	7	10 4mA Span
Span Adjust	8	9 16mA Span

PACKAGE INFORMATION

PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
16-Pin Ceramic DIP	109 109
16-Pin Plastic DIP	180 211
	16-Pin Ceramic DIP 16-Pin Ceramic DIP


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.


ORDERING INFORMATION


PRODUCT	PACKAGE	TEMPERATURE RANGE
XTR110AG	16-Pin Ceramic DIP	-40°C to +85°C
XTR110BG	16-Pin Ceramic DIP	-40°C to +85°C
XTR110KP	16-Pin Plastic DIP	0°C to +70°C
XTR110KU	SOL-16 Surface-Mount	0°C to +70°C


TYPICAL PERFORMANCE CURVES

 $T_A = +25$ °C, $V_{CC} = 24$ VDC, $R_L = 250\Omega$, unless otherwise noted.













TYPICAL PERFORMANCE CURVES (CONT)


At T_A = +25°C, V_{CC} = 24VDC, R_L = 250 Ω , unless otherwise noted.











APPLICATIONS INFORMATION

Figure 1 shows the basic connections required for 0 to 10V input and 4 to 20mA output. Other input voltage and output current ranges require changes in connections of pins 3, 4, 5, 9 and 10 as shown in the table of Figure 1.

The complete transfer function of the XTR110 is:

$$I_{O} = \frac{10\left[\frac{(V_{REF IN})}{16} + \frac{(V_{IN1})}{4} + \frac{(V_{IN2})}{2}\right]}{R_{SPAN}}$$
(1)

 R_{SPAN} is the internal 50 Ω resistor, R_9 , when connected as shown in Figure 1. An external R_{SPAN} can be connected for different output current ranges as described later.

EXTERNAL TRANSISTOR

An external pass transistor, $Q_{\rm EXT}$, is required as shown in Figure 1. This transistor conducts the output signal current. A P-channel MOSFET transistor is recommended. It must have a voltage rating equal or greater than the maximum power supply voltage. Various recommended types are shown in Table I.

MANUFACTURER	PART NO.	BV _{DSS} ⁽¹⁾	BV _{GS} ⁽¹⁾	PACKAGE
Ferranti	ZVP1304A	40V	20V	TO-92
	ZVP1304B	40V	20V	TO-39
	ZVP1306A	60V	20V	TO-92
	ZVP1306B	60V	20V	TO-39
International				
Rectifier	IRF9513	60V	20V	TO-220
Motorola	MTP8P08	80V	20V	TO-220
RCA	RFL1P08	80V	20V	TO-39
	RFT2P08	80V	20V	TO-220
Siliconix	VP0300B	30V	40V	TO-39
(preferred)	VP0300L	30V	40V	TO-92
	VP0300M	30V	40V	TO-237
	VP0808B	80V	40V	TO-39
	VP0808L	80V	40V	TO-92
	VP0808M	80V	40V	TO-237
Supertex	VP1304N2	40V	20V	TO-220
	VP1304N3	40V	20V	TO-92
	VP1306N2	60V	20V	TO-220
	VP1306N3	60V	20V	TO-92

NOTE: (1) BV_{DSS} —Drain-source breakdown voltage. BV_{GS} —Gate-source breakdown voltage.

TABLE I. Available P-Channel MOSFETs.




FIGURE 1. Basic Circuit Connection.





If the supply voltage, $+V_{CC}$, exceeds the gate-to-source breakdown voltage of Q_{EXT} , and the output connection (drain of Q_{EXT}) is broken, Q_{EXT} could fail. If the gate-to-source breakdown voltage is lower than $+V_{CC}$, Q_{EXT} can be protected with a 12V zener diode connected from gate to source.

Two PNP discrete transistors (Darlington-connected) can be used for Q_{EXT} —see Figure 2. Note that an additional capacitor is required for stability. Integrated Darlington transistors are not recommended because their internal base-emitter resistors cause excessive error.

TRANSISTOR DISSIPATION

Maximum power dissipation of Q_{EXT} depends on the power supply voltage and full-scale output current. Assuming that the load resistance is low, the power dissipated by Q_{EXT} is:

$$P_{MAX} = (+V_{CC}) I_{FS}$$
 (2)

The transistor type and heat sinking must be chosen according to the maximum power dissipation to prevent overheating. See Table II for general recommendations.

PACKAGE TYPE	ALLOWABLE POWER DISSIPATION
TO-92	Lowest: Use minimum supply and at +25°C.
TO-237	Acceptable: Trade-off supply and temperature.
TO-39	Good: Adequate for majority of designs.
TO-220	Excellent: For prolonged maximum stress.
TO-3	Use if hermetic package is required.

TABLE II. External Transistor Package Type and Dissipation.

INPUT VOLTAGE RANGE

The internal op amp A_1 can be damaged if its non-inverting input (an internal node) is pulled more than 0.5V below common (0V). This could occur if input pins 3, 4 or 5 were driven with an op amp whose output could swing negative under abnormal conditions. The voltage at the input of A_1 is:

$$V_{A1} = \frac{(V_{REF IN})}{16} + \frac{(V_{IN1})}{4} + \frac{(V_{IN2})}{2}$$
 (3)

This voltage should not be allowed to go more negative than -0.5V. If necessary, a clamp diode can be connected from the negative-going input to common to clamp the input voltage.

COMMON (Ground)

Careful attention should be directed toward proper connection of the common (grounds). All commons should be joined at one point as close to pin 2 of the XTR110 as possible. The exception is the I_{OUT} return. It can be returned to any point where it will not modulate the common at pin 2.

VOLTAGE REFERENCE

The reference voltage is accurately regulated at pin 12 ($V_{REF\ SENSE}$). To preserve accuracy, any load including pin




FIGURE 2. Q_{EXT} Using PNP Transistors.




FIGURE 3. Optional Adjustment of Reference Voltage.




FIGURE 4. Increasing Reference Current Drive.

3 should be connected to this point. The circuit in Figure 3 shows adjustment of the voltage reference.

The current drive capability of the XTR110's internal reference is 10mA. This can be extended if desired by adding an external NPN transistor shown in Figure 4.

OFFSET (ZERO) ADJUSTMENT

The offset current can be adjusted by using the potentiometer, R_1 , shown in Figure 5. Set the input voltage to zero and then adjust R_1 to give 4mA at the output. For spans starting






FIGURE 5. Offset and Span Adjustment Circuit for 0V to +10V Input, 4mA to 20mA Output.

at 0mA, the following special procedure is recommended: set the input to a small nonzero value and then adjust R_1 to the proper output current. When the input is zero the output will be zero. Figures 6 and 7 show graphically how offset is adjusted.

SPAN ADJUSTMENT

The span is adjusted at the full-scale output current using the potentiometer, R_2 , shown in Figure 5. This adjustment is interactive with the offset adjustment, and a few iterations may be necessary. For the circuit shown, set the input voltage to +10V full scale and adjust R_2 to give 20mA full-scale output. Figures 6 and 7 show graphically how span is adjusted.

The values of R_2 , R_3 , and R_4 for adjusting the span are determined as follows: choose R_4 in series to slightly decrease the span; then choose R_2 and R_3 to increase the span to be adjustable about the center value.

LOW TEMPERATURE COEFFICIENT OPERATION

Although the precision resistors in the XTR110 track within 1ppm/°C, the output current depends upon the absolute temperature coefficient (TC) of any one of the resistors, R_6 , R_7 , R_8 , and R_9 . Since the absolute TC of the output current can have 20ppm/°C, maximum, the TC of the output current can have 20ppm/°C drift. For low TC operation, zero TC resistors can be substituted for either the span resistors (R_6 or R_7) or for the source resistor (R_9) but not both.




FIGURE 6. Zero and Span of 0V to +10V Input, 4mA to 20mA Output Configuration (see Figure 5).




FIGURE 7. Zero and Span of 0V to $+10V_{IN}$, 0mA to 20mA Output Configuration (see Figure 5).

EXTENDED SPAN

For spans beyond 40mA, the internal 50Ω resistor (R₉) may be replaced by an external resistor connected between pins 13 and 16.

Its value can be calculated as follows:

$$R_{EXT} = R_9 (Span_{OLD}/Span_{NEW})$$

Since the internal thin-film resistors have a 20% absolute value tolerance, measure R_9 before determining the final value of $R_{\rm EXT}$. Self-heating of $R_{\rm EXT}$ can cause nonlinearity. Therefore, choose one with a low TC and adequate power rating. See Figure 10 for application.





TYPICAL APPLICATIONS

The XTR110 is ideal for a variety of applications requiring high noise immunity current-mode signal transmission. The precision +10V reference can be used to excite bridges and transducers. Selectable ranges make it very useful as a precision programmable current source. The compact design

and low price of the XTR110 allow versatility with a minimum of external components and design engineering expense.

Figures 8 through 10 show typical applications of the XTR110.




FIGURE 8. ±200mA Current Pump.




FIGURE 9. Isolated 4mA to 20mA Channel.







FIGURE 10. 0A to 10A Output Voltage-to-Current Converter.





PACKAGE DRAWINGS (CONT)







ti.com 8-Mar-2005

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
XTR110AG	NRND	CDIP SB	JD	16	24	None	Call TI	Level-NA-NA-NA
XTR110BG	NRND	CDIP SB	JD	16	24	None	Call TI	Level-NA-NA-NA
XTR110KP	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	Call TI	Level-NC-NC-NC
XTR110KU	ACTIVE	SOIC	DW	16	48	None	CU NIPDAU	Level-2-220C-1 YEAR
XTR110KU/1K	ACTIVE	SOIC	DW	16	1000	None	CU SNPB	Level-2-220C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - May not be currently available - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDECindustry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

JD (R-CDIP-T**)

CERAMIC SIDE-BRAZE DUAL-IN-LINE PACKAGE

20 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within MIL STD 1835 CDIP2 T8, T14, T16, T18, T20 and T24 respectively.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated